

EM02 533 2499

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

* * * * *

Memory Integrated Circuitry

* * * * *

INVENTORS:

**Luan Tran
Alan R. Reinberg**

ATTORNEY'S DOCKET NO. MI22-547

TECHNICAL FIELD

This invention relates generally to formation of memory integrated circuitry.

BACKGROUND OF THE INVENTION

The reduction in memory cell and other circuit size required for high density dynamic random access memories (DRAMs) and other circuitry is a continuing goal in semiconductor fabrication. Implementing electric circuits involves connecting isolated devices through specific electric paths. When fabricating silicon and other material into integrated circuits, it is necessary to isolate devices built into the substrate from one another. Electrical isolation of devices as circuit density increases is a continuing challenge.

One method of isolating devices involves the formation of a semi-recessed or fully recessed oxide in the non-active (or field) area of the substrate. These regions are typically termed as "field oxide" and are formed by LOCAL Oxidation of exposed Silicon, commonly known as LOCOS. One approach in forming such oxide is to cover the active regions with a layer of silicon nitride that prevents oxidation from occurring therebeneath. A thin intervening layer of a sacrificial pad oxide is provided intermediate the silicon substrate and nitride layer to alleviate stress and protect the substrate from damage during subsequent removal of the nitride layer. The unmasked or exposed

field regions of the substrate are then subjected to a wet (H_2O) oxidation, typically at atmospheric pressure and at temperatures of around $1000^{\circ} C$, for two to four hours. This results in field oxide growth where there is no masking nitride.

However at the edges of the nitride, some oxidant also diffuses laterally. This causes the oxide to grow under and lift the nitride edges. Because the shape of the oxide at the nitride edges is that of a slowly tapering oxide wedge that merges into another previously formed layer of oxide, it has commonly been referred to as a "bird's beak". The bird's beak is a lateral extension or encroachment of the field oxide into the active areas where the devices are formed. Although the length of the bird's beak depends upon a number of parameters, the length is typically from 0.05 micron - 0.15 micron per side.

This thinner area of oxide resulting from the bird's beak provides the disadvantage of not providing effective isolation in these regions, and as well unnecessarily consumes precious real estate on the semiconductor wafer. Further, as circuit density commonly referred to as device pitch falls below 1.0 micron, conventional LOCOS techniques begin to fail due to excessive encroachment of the oxide beneath the masking stack. The closeness of the masking block stacks in such instances can result in effective joining of adjacent bird's beaks, thus effectively lifting the masking stacks and resulting in no masking effect to the oxidation. To prevent this, LOCOS active area masks typically

need to be spaced further apart than the minimum capable photolithographic feature dimension where such falls below 0.3 micron, especially where 2-dimensional encroachment occurs.

The problem is exemplified in Fig. 1. There illustrated is an array 10 of staggered active area regions or islands 11, 12, 13 and 14 of a dynamic random access memory array. The areas surrounding each of the subject islands would constitute LOCOS field oxide. Active area islands 11 and 13 are formed along a line 15 along which a plurality of DRAM cells are ultimately formed. Islands 12 and 14 form a part of another line along which DRAM cells of the array are formed. Dimension 16 constitutes a separation distance between adjacent lines of active area, whereas dimension 18 constitutes the separation distance between adjacent active areas in the same line.

Unfortunately, dimension 18 typically ends up being at least 1.5 times as great as dimension 16 because of the bird's beak encroachment in two directions. Specifically, the ends of the desired active areas are subjected to bird's beak oxide encroachment both from the ends of the desired active area regions as well as laterally from the sides of such regions. However at the lateral edges of the particular active area mask not at an end, such as where the arrowhead of dimension 16 in region 11 is shown contacting the active area edge, the field oxide mask is only exposed to one dimensional oxide encroachment, that being only from laterally outside. Accordingly, the degree of encroachment is not as great along the edges as at the ends of the active area masks.

1 The Fig. 1 illustrated layout is typically utilized to result in
2 individual memory cells throughout the array occupying area equal to
3 $8F^2$. A folded bit line array architecture is also utilized to provide
4 acceptable and superior signal-to-noise performance in conjunction with
5 the $8F^2$ cell array.

6 LOCOS field oxide isolation is generally accepted within the
7 industry to fail when the minimum photolithographic feature dimension
8 falls below 0.3 micron due to the above end-to-end encroachment. The
9 typical alternate isolation technique in such instances is trench isolation.
10 For example, an article by Chatterjee et al. from the 1996 Symposium
11 On VLSI Technology Digest Of Technical Papers, at page 156, entitled,
12 "A Shallow Trench Isolation Study For 0.25/0.18 Micron CMOS
13 Technologies and Beyond", provides that "As high performance CMOS
14 technology is scaled down to the current 0.35-0.25 micron generation,
15 shallow trench isolation (STI) becomes indispensable due to its
16 advantages compared to the conventional LOCOS-type isolation, viz.
17 smaller channel-width encroachment, better isolation/latch-up
18 characteristics, planar topography, and smaller junction edge capacitance."
19 [emphasis added] In STI, trenches are formed in the semiconductive
20 substrate and filled with oxide such that the LOCOS bird's beak is
21 eliminated. Trench isolation does, however, have its own other
22 processing drawbacks.

SUMMARY

In one aspect, the invention provides memory integrated circuitry having at least some individual memory cell size of less than $8F^2$, where "F" is defined as equal to one-half of minimum pitch, with minimum pitch being defined as equal to the smallest distance of a line width plus width of a space immediately adjacent said line on one side of said line between said line and a next adjacent line in a repeated pattern within the array. In one preferred implementation, adjacent memory cells are isolated from one another by field oxide where "F" is no greater than 0.25 micron. In another aspect, at least some of those memory cells of the array are formed in lines of active area which are continuous between adjacent memory cells in the line, with said adjacent memory cells being isolated from one another by a conductive line over said continuous active area between said adjacent memory cells. In yet another aspect, the invention provides the memory circuitry in the form of DRAM having word lines and bit lines, with the bit lines preferably comprising D and D* lines formed in a folded bit line architecture within the array.

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

Fig. 1 is a top diagrammatic view of an active area layout of a portion of a prior art dynamic random access memory array.

Fig. 2 is a top diagrammatic partial view of a portion of an array and peripheral circuitry thereto of dynamic random access memory circuitry in accordance with the invention.

Fig. 3 is a top diagrammatic partial view utilized in the Fig. 2 array illustrating a preferred folded bit line architecture.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

Fig. 2 is a top view of a portion of a semiconductive substrate (such as monocrystalline silicon) illustrating memory integrated circuitry 30 comprising an array area 32 of memory cells and peripheral circuitry area 34. In the context of this document, the term "semiconductive substrate" is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive

1 material layers (either alone or in assemblies comprising other
2 materials). The term "substrate" refers to any supporting structure,
3 including, but not limited to, the semiconductive substrates described
4 above.

5 An array of word lines 33 is formed over the substrate. An
6 array of bit lines and capacitors (not shown in Fig. 2) are formed
7 outwardly of word lines 33. Continuous lines of active area 36 are
8 formed within the silicon substrate beneath word lines 33. Continuous
9 active areas 36 are ideally formed in substantially straight lines
10 throughout the array, run perpendicularly relative to word lines 33, and
11 alternately extend to opposing peripheral circuitry areas, as shown.
12 Channel stop implants (not shown) are also preferably provided between
13 active area lines 36 to minimize cell to cell leakage.

14 Conductive isolation lines 38, extending substantially parallel with
15 word lines 33, run substantially perpendicular with and are formed over
16 continuous active area lines 36. Isolation lines 38 serve to electrically
17 isolate immediately adjacent memory cells along a given continuous
18 active area line within the array which do not share a common bit
19 contact from one another. Such lines are subjected to a suitable
20 potential, such as ground or a negative voltage, to effectively provide
21 such isolation function. Isolation lines 38 alternate throughout the array
22 between respective pairs of two adjacent word lines 33 between which
23 bit contacts are formed. The illustrated word lines 33 and isolation
24 lines 38 are ideally formed utilizing photolithography to have respective

1 | conductive widths which are less than or equal to 0.25 micron, and as
2 | well to preferably provide separation between the conductive areas of
3 | immediately adjacent lines at also less than or equal to 0.25 micron.

4 | Further, preferably all of the continuous active area lines within
5 | the array are formed with and isolated from one another by LOCOS
6 | oxide regions 42 formed therebetween. Such are most preferably
7 | formed utilizing nitride LOCOS masking material provided by
8 | photolithography where the distance between immediately adjacent nitride
9 | masking blocks is less than or equal to 0.25 micron. The field oxide
10 | is also most desirably grown to be less than or equal to
11 | 2500 Angstroms thick to minimize bird's beak encroachment into each
12 | active area to less than or equal to 0.05 micron per side where device
13 | pitch (device width plus the space between immediately adjacent devices)
14 | is 0.4 micron or less.

15 | Circles 45, 49, 51, and 53 represent exemplary storage node
16 | contacts for DRAM capacitors formed along one continuous active area
17 | line 36. Such are not shown in the adjacent continuous active area
18 | regions for clarity in the drawings. Circles 60 and 47 represent bit line
19 | contacts. Bit line contact 60 is shared by the two DRAM cells which
20 | utilize contacts 49 and 51 to connect active area with the respective
21 | storage nodes of the capacitors. Outline 62 represents that area
22 | consumed over the substrate by an exemplary individual memory cell of
23 | the DRAM array. Such is equal to about $3F \times 2F$, or less, where "F"
24 | is defined as equal to one-half of minimum pitch, with minimum pitch

(i.e., "P") being defined as equal to the smallest distance of a line width (i.e., "W") plus width of a space immediately adjacent said line on one side of said line between said line and a next adjacent line in a repeated pattern within the array (i.e., "S"). Thus in the preferred implementation, the consumed area of a given cell is no greater than about $6F^2$, which is less than $8F^2$. Alternately, but less preferred, the consumed area is no greater than about $7F^2$. Ideally, "F" is no greater than 0.25 micron. Utilization of continuous active area as described above facilitates limiting bird's beak encroachment to one dimension and facilitates utilization of LOCOS isolation between active area lines where "F" falls below 0.3 micron. Accordingly at "F" equal to 0.25 micron, the area consumed by most if not all individual memory cells within the array will be less than 0.5 micron^2 , more preferably no greater than 0.4375 micron^2 , and most preferably no greater than 0.375 micron^2 .

The preferred embodiments of the invention are ideally encompassed in a folded bit line array, such as shown in Fig. 3. Such comprises a plurality of sense amplifiers 3 having respective pairs of true "D" bit lines 5 and complement "D*" bit lines 5' extending from one side of the amplifiers. Memory cells are formed and the intersections of bit lines 5 and wordlines 7, and of bit lines 5' and word lines 7'.

U.S. patent application serial number 08/530,661 listing Brent Keeth and Pierre Fazan as inventors is incorporated by reference.

1 In compliance with the statute, the invention has been described
2 in language more or less specific as to structural and methodical
3 features. It is to be understood, however, that the invention is not
4 limited to the specific features shown and described, since the means
5 herein disclosed comprise preferred forms of putting the invention into
6 effect. The invention is, therefore, claimed in any of its forms or
7 modifications within the proper scope of the appended claims
8 appropriately interpreted in accordance with the doctrine of equivalents.
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24